PERFORMANCE ANALYSIS OF PRIORITY BASED MEMORY BALANCING TECHNIQUES IN IOT USING MACHINE LEARNING

Received: 25th August 2023; Revised: 14th September 2023; Accepted: 30th October 2023, 27th December 2023, 29th January 2024

Authors

  • S. M. Shamsheer Daula Associate Professor, Department of ECE, G Pulla Reddy Engineering College (A), JNTUA, Kurnool, Andhra Pradesh, India – 518007
  • G. Amjad Khan Associate Professor, Department of ECE, G Pulla Reddy Engineering College (A), JNTUA, Kurnool, Andhra Pradesh, India -518007
  • G. Ramesh Associate Professor, Department of ECE, G Pulla Reddy Engineering College (A), JNTUA, Kurnool, Andhra Pradesh, India -518007
  • M. Madhusudhan Reddy Assistant Professor, Department of ECE, G Pulla Reddy Engineering College (A), JNTUA, Kurnool, Andhra Pradesh, India – 518007

DOI:

https://doi.org/10.20319/pijtel.2024.81.3546

Keywords:

IoT, LRU, Machine Learning, WSN, MAQD

Abstract

Mostly the term unanimous would be more apt to coin as Internet of Things to be most promising technology which has grown many inner branches like Internet of Medical Things and so on. Managing or maintaining of storage of the IoT based components gets crucial for work over of pace for handling along with reaction of selected gadgets. The manuscript supports Priority Based Memory or Storage Balancing (PBMB) procedure in successful treatment of storage to work on the pace of reaction of the actuator gadgets. The memory adjusting plan is based upon successive AI calculation that breaks down the occasional way of behaving of the device in dealing with demands. In view of the examination, the accessible memory space is designated and liberated for getting demands and putting away data. The growing experience is convinced through time-subordinate transmission conduct perceptions. The utilized memory leads technique works in a flexible manner for changing time-essential and non-concede merciful applications by restricting storing and access delay at the device level. The proposed methodology is intended to restrict memory misuse, organization delay and to assemble of the solicitation handling rates.

References

Benny Van Houdt. A mean field model for a class of garbage collection in flash-based solid state drives. In Proceedings of SIGMETRICS /InternationalConference on Measurement and Modeling of Computer Systems, 2013. https://doi.org/10.1145/2465529.2465543

Cristian Ungureanu, Biplob Debnath, Stephen Rago and Akshat Aranya, "TBF: memory-efficient replacement policy for flash-based caches", IEEE 29th International Conference on In Data Engineering (ICDE), pp. 1117-1128, 2013. https://doi.org/10.1109/ICDE.2013.6544902

D. Harnik, E. Khaitzin, D. Sotnikov, and S. Taharlev. A Fast Implementation Of Deflate. In DCC. IEEE Computer Society, 2014. https://doi.org/10.1109/DCC.2014.66

Daniel A Jimenez, "Insertion and promotion for tree-based Pseudo LRU last- caches", 46th Annual IEEE/ACM International Symposium on Micro architecture, pp. 84-296, 2013. https://doi.org/10.1145/2540708.2540733

Dr. S M Shamsheer Daula, G Amjad Khan, Dr. K E Sreenivasa Murthy, “Adaptive Block Memory Management for Spatial and Temporal Locality in Flash Based Storage Systems” International Journal of Recent Technology and Engineering (IJRTE), Volume – 7, Issue-6S4, pp 324-326, ISSN: 2277-3878, April 2019. https://www.ijrte.org/wp-content/uploads/papers/v7i6s4/F10610476S419.pdf

Fazal Hameed, Lars Bauer and Jorg Henkel, "Adaptive cache management for a combined SRAM and DRAM cache hierarchy for MAQD", Design, & Test in Europe Conference & Exhibition (DATE), pp. 77-82, 2020. https://www.researchgate.net/publication/236903513_Adaptive_Cache_Management_for_a_combined_SRAM_and_DRAM_Cache_Hierarchy_for_Multi-Cores

L. Shi, C. J. Xue, J. Hu, W.-C. Tseng, X. Zhou, and E. H.-M. Sha, “Write activity reduction on flash main memory via smart victim cache,” in Proc. 20th Symp. Great Lakes Very Large Scale Integr. Syst., 2014, pp. 91–94.

Liang Shi, Jianhua Li, Chun Jason Xue, and Xuehai Zhou, "Co operating Virtual Memory and Write Buffer Management for flash storage systems”, IEEE transactions On Very Large Scale Integration (VLSI) Systems, Vol. 21, No. 4, April 2013. https://doi.org/10.1109/TVLSI.2012.2193909

Radu Stoica and Anastasia Ailamaki. Improving flash write performance by update frequency. Proc. VLDB Endow, 6(9):733–744, July 2013. https://doi.org/10.14778/2536360.2536372

S.M Shamsheer Daula, Dr K.E. Sreenivasa Murthy, “Implementing of Global Adaptive Algorithm in Read Write Access of Flash Storage Systems by managing Spatial and Temporal Localities” International Journal of Computational Intelligence Research ISSN 0973-1873 Volume 13, Number 5 (2017), pp. 873-881, April 2017. https://www.ripublication.com/ijcir17/ijcirv13n5_18.pdf

Saurabh Gao, Hongliang Gao and Huiyang Zhou, "Adaptive Cache Bypassing for Inclusive Last Level Caches", IEEE 27th International Symposium on & Distributed Processing (IPDPS), pp. 1243-1253, 2013.

Tola John Odule and Idowun Ademola Osinuga, “Dynamically Self- Adjustin Cache Replacement Algorithm”, International Journal of Future Generation Communication and Networking, Vol. 6, No. 1, Feb. 2013. https://www.researchgate.net/publication/340436944_Dynamically_Self-adjusting_Cache_Replacement_Algorithm

Tripti Warrier S, B. Anupama and Madhu Mutyam, "An application-aware replacement policy for last-level caches", Architecture of Computing Systems–ARCS, Springer Berlin Heidelberg, pp. 207-219, 2013. https://doi.org/10.1007/978-3-642-36424-2_18

Yingying Tian, Samira M. Khan and Daniel A. Jimenez, "Temporal-based Multilevel correlating inclusive cache replacement", ACM Transactions on Architecture and Code Optimization (TACO), Vol. 10, No. 4, Article. 33, 2013. https://doi.org/10.1145/2541228.2555290

Young-Sik Lee, Sang-Hoon Kim, Jin-Soo Kim, Jaesoo Lee, Chanik Park, and Seungryoul Maeng 2013 IEEE 29th Symposium on, pages 1–13, May 2013.

Downloads

Published

2024-03-15

How to Cite

Daula, S. M. S., Khan, G. A., G. Ramesh, & M. Madhusudhan Reddy. (2024). PERFORMANCE ANALYSIS OF PRIORITY BASED MEMORY BALANCING TECHNIQUES IN IOT USING MACHINE LEARNING: Received: 25th August 2023; Revised: 14th September 2023; Accepted: 30th October 2023, 27th December 2023, 29th January 2024. PUPIL: International Journal of Teaching, Education and Learning, 8(1), 35–46. https://doi.org/10.20319/pijtel.2024.81.3546