CLOCK GATED ROUND ROBIN ARBITER FOR NOC ROUTER
DOI:
https://doi.org/10.20319/mijst.2017.33.113124Keywords:
NoC, Round-Robin Arbiter, Clock Gating, Low PowerAbstract
Network on chip is now a day the choice of a processor designer for transfer of data in a packet based communication system as conventional bus based communication medium is not scalable with the increasing numbers of cores. In an NoC system, each core is connected to a local router and all the routers are connected via communication links. The routers as well as the communication links consume a significant amount of power which is a major concern in an NoC based system. This has led to the work that has been proposed in this paper. In this paper, we propose a low power NoC router based on the principle of clock gating technique by modifying the arbiter block of the router and compare the result with conventional Round-Robin arbiter. Here, the concept of clock-gating has been used to modify the router which has led to the reduction of dynamic power.
References
Alireza Monemi, Chia Yee Ooi, Maurizio Palesi, Muhammad N. Marsono. (2017). Ping-Lock Round Robin Arbiter. 81-93, Volume 63, Issue C, May 2017, pages 81-93.
Eung S. Shin, Vincent J. Mooney III and Georgey Riley. (2002). Round-robin Arbiter Design and Generation. Technical Report GIT-CC-02-38, College of Computing, Georgia Institute of Technology, July 2002. https://doi.org/10.1145/581199.581253
E. Rijpkema, K. Goossens, P. Wielage. (2001). A Router Architecture for Networks on Silicon. Proceedings of Progress 2001, 2ndWorkshop on Embedded Systems.
Gopika Santhosh. (2015). Design of Network on Chip with an Arbiter. International Journal of Innovative Research in Computer and Communication Engineering Vol. 3, Issue 9, September 2015.
G. De Micheli, L. Benini. (2006) .Networks on Chips. Morgan Kaufmann, 2006.
H. J. Chao and J. S. Park. (1998). Centralized Contention Resolution Schemes for a Larger-capacity Optical ATM Switch. Proceedings of IEEE ATM Workshop, 1998, pp. 11-16.
H. Kariniemi, J. Nurmi. (2004). Arbitration and Routing Schemes for On-chip Packet Networks. Interconnect-Centric Design for Advanced SoC and NoC (toim: J. Nurmi, H. Tenhunen, J. Isoaho & A. Jantsch), Kluwer Academic Publishers, 2004, pages: 253–282.
J.M Jou, Y.-L Lee. (2010). An Optimal Round-Robin Arbiter Design for NoC. Journal of Information Science and Engi Vol. 26,2010, pp. 2047-2058.
J. Nurmi. (2005). Network-on-Chip: A New Paradigm for System-on-Chip Design. Proceedings 2005 International Symposium on System-on-Chip, 15–17 November 2005, pages: 2–6. https://doi.org/10.1109/ISSOC.2005.1595630
J. Wang, Y.-B. Li, Q.-C. Peng, T.-Q. Tan. (2010). A dynamic Priority arbiter for Network-on-Chip. IEEE International symposium on Industrial Embedded Systems,2009, pp. 252- 256.
K. Tharun Teja, PonnadaVenkata Sai Siva Tarun. (2007). Implementation of Round Robin Arbiter using Verilog. International journal of advanced research in Electrical, Electronics and Instrumentation Engineering (An ISO 3297: 2007 Certified Organization)Vol. 4, Issue 10, October 2015
N. Kavaldjiev, G.J.M. Smit, P.G. Jansen. (2004). A Virtual Channel Router for On chip Networks. Proceedings, IEEE International SOC Conference, 12–15 September 2004, pages: 289–293. https://doi.org/10.1109/SOCC.2004.1362438
N. Mckeown, P. Varaiya, and J. Warland. (1999). The iSLIP Scheduling Algorithm for Input-Queued Switch. IEEE Transaction on Networks, 1999, pp. 188-201. https://doi.org/10.1109/90.769767
N. Sertac Artan, Ming Yang, and H. Jonathan Chao. (2009). Hierarchical Round Robin Arbiter for High-Speed. Low-Power, and Scalable Networks-on-Chip, Technical Report, 2009.
Padmini G.Kaushik, Sanjay M.Gulhane and Athar Ravish Khan. (2013). Dynamic Power Reduction of Digital Circuits by Clock Gating. International Journal of Advancements in Technology, Vol. 4 No. 1(March 2013), ISSN 0976-4860
Sudhir N. Shelke and Pramod B. Patil. (2012). Power & Area Efficient Router in 2-D Mesh Network-on-Chip Using Low Power Methodology - Clock Gating Techniques. International Journal of Hybrid Information Technology, Vol.5, No.July, 2012.
Tajana Simunic, Stephen P. Boyd, and Peter Glynn. (2004). Managing Power Consumption in Networks on Chips. IEEE Transactions on very large scale integration (VLSI) systems, vol. 12, no. 1, January 2004. https://doi.org/10.1109/TVLSI.2003.820533
The growing power density (measured in W/cm2) of Intel's microchip processor families. (Source: Intel). Retrieved from http://www.nanowerk.com/spotlight/spotid=1762.php
Trong-Yen Lee and Chi-Han Huang. (2014). Design of Smart Power-Saving Architecture for Network on Chip. VLSI Design - Special issue on Advanced VLSI Architecture Design for Emerging Digital Systems archive Volume 2014, January 2014 Article No. 7.
W.J. Dally, B. Towles. (2004). Principles and Practices of Interconnection Networks. Morgan Kaufmann, 2004.
W.J. Dally, B. Towles. (2001). Route Packets, Not Wires: On-Chip Interconnection Networks. Proceedings, Design Automation Conference 2001, pages: 684–689. https://doi.org/10.1109/DAC.2001.935594
Downloads
Published
How to Cite
Issue
Section
License
Copyright of Published Articles
Author(s) retain the article copyright and publishing rights without any restrictions.
All published work is licensed under a Creative Commons Attribution-NonCommercial 4.0 International License.
